I. INTRODUCTION
The growing demand for low carbon technologies in the last decade in effort to mitigate the effect of global warming has accelerated the development of renewable power generations that rely increasingly on the use of power electronics. Voltage source converter high-voltage dc (VSC-HVDC) transmission is seen as a key facilitator for the integration of these renewable power plants into ac grids. Early generations of VSC-HVDC links are built around the two-level and neutral-point clamped (NPC) converters. But these converters suffer from high semiconductor losses and expose interfacing transformers to intolerable voltage stresses (dv/dt). These stresses will be acerbated should the dc operating voltage of these HVDC links to be raised to increase their power capacity. Additionally, the use of the concentrated dc link capacitors makes VSC-HVDC links vulnerable to dc faults as converter switching devices are exposed to high current stresses due to discharge of the dc link capacitors, and uncontrolled ac in-feed current toward dc side during dc side faults. Half and full-bridge modular multilevel converters (HB/FB-MMC) have emerged as attractive topologies for high-voltage applications. They offer the following features: scalable to high voltage without the need for series device connection; modular structure with internal fault management (while the system remains operational); and relatively low semiconductor losses [1] . The use of distributed cell capacitors in the HB-MMC improves its dc fault ride capability as the magnitude of uncontrolled ac in-feed currents that may flow in the converter switches during dc fault is significantly reduced (as cell capacitors do not contribute to fault current). Blocking of FB-MMC switching advices during a dc fault is sufficient to eliminate ac grid contribution to dc fault current. Although this feature is attractive, the FB-MMC has higher semiconductor losses than the HB-MMC (2.35 times according to reference [1] ). Although there are several alternative converter topologies offer dc fault short circuit proof capability with relatively low semiconductor losses, half and full bridge MMCs remain the industry preferred topologies. Different aspects HB and FB-MMCs have been studied in recent years. For example, the basic operational principle, modulation and capacitor voltage balancing of the MMC are discussed in [2] [3] [4] [5] [6] . The authors in [5, 7, 8] adopted the use of a single reference per phase for both sinusoidal pulse width modulation and staircase modulation with the nearest voltage levels. These references have demonstrated the possibility of using output phase currents rather than the arm currents for control and capacitor voltage balancing. However, the use of a single reference increases the number of switching combinations that can be used to maintain cell capacitor voltage balancing, which make generalization of this approach more challenging. The use of two reference signals per phase (one per arm) for controlling the MMC using pulse width (level shifted phase disposition) and staircase modulation is proposed in [9] . This approach is widely used because it makes MMC modulation generalisation simpler than that in [5, 7, 8] . The use of phase-shifted carriers pulse width modulation (PS-PWM) for MMC, where each cell is controlled independently, including regulation of the cell capacitor voltages is discussed in [10, 11] . This approach generates high quality output voltage at a reduced switching frequency per cell, and simplifies the overall MMC control as the time consumed for cell capacitor voltage sorting is not needed. However, its main drawbacks are: switching of more than one voltage level is unavoidable, and cell capacitor voltages tend to diverge from the desired setpoint when the system is subjected to minor transients [12] [13] [14] . References [11, [15] [16] [17] presented an improved control strategy which is applicable to HB and FB-MMCs that uses PS-carrier 978-1-4799-9982-8/15/$31.00 ©2015 IEEEPWM with number of control loops for cell capacitor voltages, arm current balancing, circulating current suppression, and individual cell capacitor voltage balancing, to ensure stable system operation, independent of operating conditions. The validity of the control approach in [11, [15] [16] [17] is confirmed using simulation and experimentation. However, the increased control reliance in order to maintain cell capacitor voltage balancing may lead to system collapse from any control system malfunction, which is not the case in the traditional approaches. This approach is therefore less likely to be adopted in HVDC applications. Most of the approaches that regulate arm currents use some form of average cell capacitor voltage regulation originally suggested by Akagi and others in [11, [15] [16] [17] [18] . However, increased reliance of these methods on the use of control within the modulator or in main control path may raise several concerns regarding their robustness during ac and dc network faults, and malfunction of the control systems. This paper presents control approach that uses the unexploited possibilities within the FB-MMC power circuit to decouple its cell capacitor voltage regulation from the dc link voltage; thus, breaking the link between ac voltage generation and dc link. The viability of the presented control scheme is demonstrated using simulation, considering operation of FB-MMC with a positive and negative dc link voltage. Also, this paper explores different FB-MMC operating modes and their potential uses in HVDC transmission systems. DC fault survival which is not covered here can be found in [19] . When the dc link voltage is reduced below the peak of the line-to-line ac voltage, the FB-MMC must be operated in a boost mode in order to retain full control over its active and reactive power exchange with the ac grid. In this mode, insertion of the FB cell capacitors with the same voltage polarity as the input dc link voltage (additive states) can be utilized to allow the cell capacitors of each converter arm to be used as virtual dc links, provided the sum of the cell capacitor voltages of each arm is regulated around the rated dc operating voltage (even when the dc link is suppressed to zero as during a pole-to-pole dc shortcircuit fault). With the modulation strategy depicted in Figure 1 and Figure 2 , the FB-MMC can exchange both active and reactive powers with ac grid in buck and boost modes. But when the dc link voltage is suppressed to zero, injection of the active power into ac grid will lead to cell capacitor discharge; therefore, the active power command must be reduced to zero (allowing the FB-MMC to operate as double-star static synchronous compensator). As the dc link voltage reduces, m d must be decreased proportionally, see Figure 1 . This allows normalized versions of the modulation functions of the upper and lower arms to cross the time axis into a negative region as illustrated Figure 1 
II. MODULATION AND CONTROL OF THE FB-MMC

III. SIMULATIONS
To substantiate the discussions presented in section II and its suitability for typical HVDC converters, this section presents simulation results obtained from 21-cell FB-MMC with parameters depicted in Figure 1 . In this example, the FB-MMC is modelled using electromagnetic transient simulation method, and controlled as illustrated in Figure 1 and Figure 2 . For more details on the modelling and control system employed in this paper, please refer to references [19, 20] . A) DC link voltage reversal As stated earlier, the adjustment of the modulation index dc component (m d ) and full exploitation of the FB-MMC redundant switch states offer new attractive features of interests for modern VSC-HVDC links. For demonstration of some of these features, converter station in Figure 1 is fed from a controlled voltage source with initial dc link voltage of 640kV. At time t=0.6s, the dc link voltage is reversed from 640kV to640kV, with slope of 4pu/s (based dc link voltage=640kV). In this demonstration, a reference active power is set 800MW at unity power factor, and reduced to zero during the dc link voltage reversal, and then restored to 800MW when the dc link voltage is completely reversed, and simulation results obtained are displayed in Figure 3 . Figure 3 Figure 3 (e) show that the voltages across these cell capacitors are well regulated around 640kV/21 30.47kV, independent of the dc link voltage polarity. Furthermore, the plots for the voltages developed across the upper and lower arms displayed in Figure 3 (f) and its snapshot in Figure 3 (g) show that the dc components of the upper and lower arm voltages follow the dc bias of the modulation functions, which are adjusted by the proposed control scheme as previously claimed. Figure 3 (i) presents the dc link voltage (V dc2 ) measured at the terminal of the converter station (VSC 1 ) in Figure 1 . The results in Figure 3 show that the FB-MMC being studied remains controllable even when its input dc link voltage is positive or negative, including when its dc link voltage is much lower than the peak of the line ac voltage imposed by the ac grid (this means that the peak fundamental voltage FB-MMC can generator is no longer coupled to dc link voltage as in HB-MMC and conventional VSCs). Figure 4 shows selected waveforms that illustrate the usefulness of 'm d ' manipulation for decoupling of the FB-MMC cell capacitor voltages regulation from the converter dc link voltage. In this illustration, the FB-MMC dc link voltage in Figure 1 is maintained at 640kV and its cell capacitor voltages are initially regulated at 30.48, and at t=0.6s, the cell capacitor reference voltage is increased by 10% (33.52kV). In attempt to minimize any transients from change of energy level of these cell capacitors, the active power converter station exchanges with ac grid is temporary reduced from 800MW to 400MW at t=0.5s, and then restored to 800MW at t=0.8s, see Figure 4 (a). Observe that the plots for the inverter output phase currents measured at PCC in Figure 4 (b) show no undesirable transients during change of cell capacitor voltage set-point. Figure 4 (c) shows plots for the upper and lower arm currents, and these plots have exhibited limited transients as the cell capacitor reference voltage is increased from 30.48kV to 33.52kV (this means that the total voltage across each converter arm is increased from 640kV to 704kV). Figure 4 (d) shows that the cell capacitor voltages of the FB-MMC being investigated follow their reference voltage and tightly regulated over the entire simulation period. Observe that the measured input dc voltage (V dc2 ) is independent of the cell capacitor voltages, with the dc link current magnitude remains determined by the active power converter exchanges with the ac grid and input dc link voltage, see Figure 4 (e) and (f). However, the dc link current has shown clear transient when the reference cell capacitor voltage is increased, and then returns to its expected settling point. The results presented in Figure 3 and Figure 4 show that the proposed control scheme is able to decoupling cell capacitor voltage regulation from converter dc link voltage, including during dc link voltage reversal. 
B) Decoupling of cell capacitor voltages from converter DC link voltage
IV. CONCLUSIONS
This paper has explored new operating regions of the FB-MMC that could be exploited to enable HVDC transmission links to ride through DC faults with and without converter blocking, with controlled recharge of the DC link cables after a DC fault is cleared (as demonstrated in [19] . Also, it allows FB-MMC operation with variable DC link voltage ranging from V dc to -V dc (as demonstrated in this paper). The usefulness of the new operating regions was validated using simulations. The generic nature of the proposed control scheme is demonstrated using simulation of HVDC converter station that employs FB-MMC with 21 cells per arm that uses staircase modulation.
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